Клеммные колодки Keen Side

Datasheet DS1307 (Maxim) - 3

ПроизводительMaxim
Описание64 x 8, Serial, I²C Real-Time Clock
Страниц / Страница14 / 3 — AC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0°C to +70°C, TA …
Формат / Размер файлаPDF / 221 Кб
Язык документаанглийский

AC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0°C to +70°C, TA = -40°C to +85°C.). PARAMETER. SYMBOL. CONDITIONS. MIN

AC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0°C to +70°C, TA = -40°C to +85°C.) PARAMETER SYMBOL CONDITIONS MIN

60 предложений от 33 поставщиков
Часы реального времени ds1307 в корпусе SOP-8. Характеристики микросхемы DS1307:Потребление: не более 500 нАКорпус: SOP-8Температурный диапазон: от 0°C до +70°CПитание: 4.5...
LIXINC Electronics
Весь мир
DS1307Z/TR
Rochester Electronics
от 9.83 ₽
Микросхема DS1307 (DS1307Z) SOP-8 STM
10 ₽
ЗУМ-СМД
Россия
DS1307Z
Maxim
16 ₽
Allelco
Весь мир
DS1307Z/TR
Maxim
по запросу
LED-драйверы MOSO для индустриальных приложений

Модельный ряд для этого даташита

Текстовая версия документа

DS1307 64 x 8, Serial, I2C Real-Time Clock
AC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0°C to +70°C, TA = -40°C to +85°C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
SCL Clock Frequency fSCL 0 100 kHz Bus Free Time Between a STOP and t START Condition BUF 4.7 µs Hold Time (Repeated) START t Condition HD:STA (Note 4) 4.0 µs LOW Period of SCL Clock tLOW 4.7 µs HIGH Period of SCL Clock tHIGH 4.0 µs Setup Time for a Repeated START t Condition SU:STA 4.7 µs Data Hold Time tHD:DAT 0 µs Data Setup Time tSU:DAT (Notes 5, 6) 250 ns Rise Time of Both SDA and SCL t Signals R 1000 ns Fall Time of Both SDA and SCL t Signals F 300 ns Setup Time for STOP Condition tSU:STO 4.7 µs
CAPACITANCE (TA = +25°C) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Pin Capacitance (SDA, SCL) CI/O 10 pF Capacitance Load for Each Bus C Line B (Note 7) 400 pF
Note 1:
All voltages are referenced to ground.
Note 2:
Limits at -40°C are guaranteed by design and are not production tested.
Note 3:
ICCS specified with VCC = 5.0V and SDA, SCL = 5.0V.
Note 4:
After this period, the first clock pulse is generated.
Note 5:
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH(MIN) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
Note 6:
The maximum tHD:DAT only has to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
Note 7:
CB—total capacitance of one bus line in pF. 3 of 14 Document Outline TYPICAL OPERATING CIRCUIT PIN CONFIGURATIONS ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS RECOMMENDED DC OPERATING CONDITIONS (TA = 0 C to +70 C, TA = -40 C to +85 C.) (Notes 1, 2) DC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0 C to +70 C, TA = -40 C to +85 C.) (Notes 1, 2) DC ELECTRICAL CHARACTERISTICS (VCC = 0V, VBAT = 3.0V; TA = 0 C to +70 C, TA = -40 C to +85 C.) (Notes 1, 2) AC ELECTRICAL CHARACTERISTICS (VCC = 4.5V to 5.5V; TA = 0 C to +70 C, TA = -40 C to +85 C.) CAPACITANCE (TA = +25 C) 64 x 8, Serial, I2C Real-Time Clock SYMBOL TIMING DIAGRAM CLOCK ACCURACY RTC AND RAM ADDRESS MAP CLOCK AND CALENDAR CONTROL REGISTER I2C DATA BUS RS1
Электронные компоненты. Скидки, кэшбэк и бесплатная доставка от ТМ Электроникс