Datasheet ADCMP608 (Analog Devices)

Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator Data Sheet ADCMP608 FEATURES FUNCTIONAL BLOCK DIAGRAM Fully specified rail to rail at VCC = 2.5 V to 5.5 V Input common-mode voltage from −0.2 V to V NONINVERTING + CC + 0.2 V INPUT Low glitch CMOS-/TTL-compatible output stage ADCMP608 Q OUTPUT 40 ns propagation delay Low power: 1 mW at 2.5 V INVERTING – INPUT Shutdown pin Power supply rejection > 60 dB
001
−40°C to +125°C operation SDN
06769-
APPLICATIONS
Figure 1.
High speed instrumentation Clock and data signal restoration Logic level shifting or translation High speed line receivers Threshold detection Peak and zero-crossing detectors High speed trigger circuitry Pulse-width modulators Current-/voltage-controlled oscillators GENERAL DESCRIPTION
The ADCMP608 is a fast comparator fabricated on XFCB2, an The TTL-/CMOS-compatible output stage is designed to drive Analog Devices, Inc. proprietary process. This comparator is up to 15 pF with full rated timing specifications and to degrade exceptionally versatile and easy to use. Features include an input in a graceful and linear fashion as additional capacitance is range from VEE − 0.2 V to VCC + 0.2 V, low noise, TTL-/CMOS- added. The input stage of the comparator offers robust protection compatible output drivers, and shutdown inputs. The device against large input overdrive, and the outputs do not phase offers 40 ns propagation delays driving a 15 pF load with 10 mV reverse when the valid input signal range is exceeded. overdrive on 500 µA typical supply current. The ADCMP608 is available in a tiny 6-lead SC70 package with A flexible power supply scheme allows the device to operate a single-ended output and a shutdown pin. with a single +2.5 V positive supply and a −0.2 V to + 2.7 V input signal range up to a +5.5 V positive supply with a −0.2 V to +5.7 V input signal range.
Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2007–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION POWER/GROUND LAYOUT AND BYPASSING TTL-/CMOS-COMPATIBLE OUTPUT STAGE OPTIMIZING PERFORMANCE COMPARATOR PROPAGATION DELAY DISPERSION CROSSOVER BIAS POINT MINIMUM INPUT SLEW RATE REQUIREMENT TYPICAL APPLICATION CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE