Datasheet AD4110-1 (Analog Devices) - 2

link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 9 link to page 10 link to page 10 link to page 10 link to page 11 link to page 13 link to page 17 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 19 link to page 20 link to page 20 link to page 20 link to page 20 link to page 20 link to page 20 link to page 21 link to page 21 link to page 21 link to page 21 link to page 21 link to page 22 link to page 22 link to page 22 link to page 23 link to page 24 link to page 27 link to page 30 link to page 35 link to page 36 link to page 38 link to page 38 link to page 38 link to page 38 link to page 39 link to page 40 link to page 41 link to page 41 link to page 41 link to page 41 link to page 42 link to page 42 link to page 43 link to page 44 link to page 44 link to page 45 link to page 45 link to page 45 link to page 45 link to page 48 link to page 50 link to page 51 link to page 51 link to page 51 link to page 52 link to page 52 link to page 53 link to page 54 link to page 55 link to page 55
AD4110-1 Data Sheet TABLE OF CONTENTS
Features .. 1 Input Auto Sequencing .. 21 Applications ... 1 Single Conversion Mode ... 22 General Description ... 1 ADC Conversion Delay ... 22 Functional Block Diagram .. 1 Bias Voltage Generator .. 22 Revision History ... 3 Antialiasing Filter Circuit .. 23 Specifications ... 4 Current Mode ... 24 Timing Specifications .. 9 Voltage and Thermocouple Mode.. 27 Absolute Maximum Ratings .. 10 RTD Mode ... 30 Thermal Resistance .. 10 Field Power Supply Mode .. 35 ESD Caution .. 10 No Power Supply Mode ... 36 Pin Configuration and Function Descriptions ... 11 Gain Calibration Data Register .. 38 Typical Performance Characteristics ... 13 Gain Calibration in Voltage Mode ... 38 Theory of Operation .. 17 Gain Calibration in Current Mode .. 38 Power Supply Sequence ... 18 Scaling Factor .. 38 Protection Diode .. 18 Autocalibration Modes .. 39 Analog Input ... 18 Application Examples .. 40 Pull-Up/Pull-Down Currents ... 18 Diagnostics and Protection ... 41 Antialiasing Filter ... 18 Diagnostic Flags ... 41 RTD Excitation Currents ... 18 Error Pin .. 41 Field Power Supply Mode .. 18 Overtemperature Detection and Thermal Shutdown ... 41 No Power Supply Mode ... 18 Overvoltage and Undervoltage Detection .. 42 Bias Voltage Generator .. 18 Overvoltage Protection .. 42 PGA .. 18 Diagnosing Overvoltage and Undervoltage Conditions ... 43 Calibration Registers .. 18 Open Wire Detection... 44 Serial Interface .. 18 Diagnostics for RTD Measurements and RTD Flags .. 44 Clock .. 18 Noise, Settling Time, and Digital Filtering ... 45 ADC ... 18 Digital Filter .. 45 ADC Filter Registers .. 18 Sinc5 + Sinc1 Filter .. 45 ADC Gain and Offset Registers .. 18 Sinc3 Filter ... 45 Noise Performance and Resolution .. 19 Enhanced 50 Hz and 60 Hz Rejection Filters ... 48 Modes of Operation ... 20 RTD Mode Noise Performance .. 50 Default Mode of Operation on Power-Up .. 20 Serial Peripheral Interface ... 51 Changing The Default Mode of Operation for Future Power- Resetting the AD4110-1 .. 51 Up Cycles ... 20 SPI Command to Communications Register ... 51 Power Supply Requirements ... 20 DOUT/RDY Pin ... 52 System Clock Requirements ... 20 Write Operation.. 52 Bipolar and Unipolar Output .. 21 Read Operation... 53 Auxiliary Low Voltage Inputs ... 21 Multiple Devices on the SPI Bus .. 54 Digital Filter .. 21 CRC Checksum .. 55 Continuous Conversion Mode ... 21 CRC Checksum Methods .. 55 Rev. 0 | Page 2 of 74 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION POWER SUPPLY SEQUENCE PROTECTION DIODE ANALOG INPUT PULL-UP/PULL-DOWN CURRENTS ANTIALIASING FILTER RTD EXCITATION CURRENTS FIELD POWER SUPPLY MODE NO POWER SUPPLY MODE BIAS VOLTAGE GENERATOR PGA CALIBRATION REGISTERS SERIAL INTERFACE CLOCK ADC ADC FILTER REGISTERS ADC GAIN AND OFFSET REGISTERS NOISE PERFORMANCE AND RESOLUTION MODES OF OPERATION DEFAULT MODE OF OPERATION ON POWER-UP CHANGING THE DEFAULT MODE OF OPERATION FOR FUTURE POWER-UP CYCLES POWER SUPPLY REQUIREMENTS SYSTEM CLOCK REQUIREMENTS BIPOLAR AND UNIPOLAR OUTPUT AUXILIARY LOW VOLTAGE INPUTS DIGITAL FILTER CONTINUOUS CONVERSION MODE INPUT AUTO SEQUENCING SINGLE CONVERSION MODE ADC CONVERSION DELAY BIAS VOLTAGE GENERATOR ANTIALIASING FILTER CIRCUIT CURRENT MODE Transimpedance Gain Using an External Sense Resistor VOLTAGE AND THERMOCOUPLE MODE Input Scaling for Voltage Mode Thermocouple Inputs RTD MODE Generating RTD Currents with an External Resistor Excitation Currents RTD Initial Drift 4-Wire RTD 3-Wire RTD 2-Wire RTD Alternative 3-Wire Configuration FIELD POWER SUPPLY MODE Overvoltage Protection NO POWER SUPPLY MODE Voltage Mode Current Mode System Redundancy GAIN CALIBRATION DATA REGISTER GAIN CALIBRATION IN VOLTAGE MODE GAIN CALIBRATION IN CURRENT MODE SCALING FACTOR AUTOCALIBRATION MODES APPLICATION EXAMPLES Example 1 Example 2 DIAGNOSTICS AND PROTECTION DIAGNOSTIC FLAGS ERROR PIN OVERTEMPERATURE DETECTION AND THERMAL SHUTDOWN OVERVOLTAGE AND UNDERVOLTAGE DETECTION OVERVOLTAGE PROTECTION DIAGNOSING OVERVOLTAGE AND UNDERVOLTAGE CONDITIONS OPEN WIRE DETECTION DIAGNOSTICS FOR RTD MEASUREMENTS AND RTD FLAGS NOISE, SETTLING TIME, AND DIGITAL FILTERING DIGITAL FILTER SINC5 + SINC1 FILTER SINC3 FILTER ENHANCED 50 HZ AND 60 HZ REJECTION FILTERS RTD MODE NOISE PERFORMANCE SERIAL PERIPHERAL INTERFACE RESETTING THE AD4110-1 SPI COMMAND TO COMMUNICATIONS REGISTER DOUT/ PIN WRITE OPERATION READ OPERATION MULTIPLE DEVICES ON THE SPI BUS CRC CHECKSUM CRC CHECKSUM METHODS Polynomial Calculation Polynomial CRC Calculation of a 24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation REGISTER DETAILS AFE REGISTER MAP AFE REGISTER DESCRIPTIONS AFE_TOP_STATUS Register AFE_CNTRL1 Register AFE_CLK_CTRL Register AFE_CNTRL2 Register PGA_RTD_CTRL Register AFE_ERR_DISABLE Register AFE_DETAIL_STATUS Register AFE_CAL_DATA Register AFE_RSENSE_DATA Register NO_PWR_DEFAULT_SEL Register NO_PWR_DEFAULT_STATUS Register ADC REGISTER MAP ADC REGISTER DESCRIPTIONS ADC_STATUS Register ADC_MODE Register ADC_INTERFACE Register ADC_CONFIG Register Data Register Filter Register ADC_GPIO_CONFIG Register ID Register ADC_OFFSET0 Register ADC_OFFSET1 Register ADC_OFFSET2 Register ADC_OFFSET3 Register ADC_GAIN0 Register ADC_GAIN1 Register ADC_GAIN2 Register ADC_GAIN3 Register OUTLINE DIMENSIONS ORDERING GUIDE