link to page 10 AD7655-EPEnhanced ProductPIN CONFIGURATIONS AND FUNCTION DESCRIPTIONSNDABGNDNDFFFFAGAGINA1INANINA2REREINB2INBNINB1RERE484746454443424140393837ND1N2AB2N1GAGND136 DVDDNDNDAAAFFBBBFFAVDD235 CNVSTAGAGINININREREINININREREA0334 PD484746454443424140393837BYTESWAP433 RESETA/B532 CSAGND136DVDDDGND6AD7655-EPAVDD235CNVST31 RDA0334PDIMPULSE7TOP VIEW30 EOCBYTESWAP433RESET(Not to Scale)SER/PAR829 BUSYA/B532CSAD7655-EPD0DGNDRD928 D15631IMPULSE7TOP VIEW30EOCD1 1027 D14SER/PAR8(Not to Scale)29BUSYD2/DIVSCLK[0] 1126 D13D0928D15D3/DIVSCLK[1] 1225 D12D1 1027D14D2/DIVSCLK[0] 1126D13D3/DIVSCLK[1] 1225D12131415161718192021222324131415161718192021222324CKNDDKRNDNDUTTCKDDDKCR/INTNDDNCINCLDICLLDDNDUTLNOTYYDSSS/INCCYRXOGOVDVDGDOSRROTSSOGNOVDVDGDOSSREVSSXVD9/VSYNS/ININVRDC/D10//ED9/10/D4/5D8/RDE4/IN/IN 6/RDC/D8/DRDEDD6/D5D7/DD7 DD11/D11/ 5 NOTES 004 NOTES 00 0- 1. EXPOSED PAD. THE EPAD IS CONNECTED TO GROUND; HOWEVER, THIS CONNECTION 0- 1. EXPOSED PAD. THE EPAD IS CONNECTED TO GROUND; HOWEVER, THIS CONNECTIONIS NOT REQUIRED TO MEET SPECIFIED PERFORMANCE. 0923 IS NOT REQUIRED TO MEET SPECIFIED PERFORMANCE. 0923 Figure 4. 48-Lead LFCSP (CP-48-1) Figure 5. 48-Lead LFCSP (CP-48-4) Table 6. Pin Function Descriptions Pin No.MnemonicType1Description 1, 47, 48 AGND P Analog Power Ground Pin. 2 AVDD P Input Analog Power Pin. Nominally 5 V. 3 A0 DI Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted. 4 BYTESWAP DI Parallel Mode Selection (8 Bit, 16 Bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0]. 5 A/B DI Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH, the data from Channel A is read. In serial mode, when HIGH, Channel A is output first followed by Channel B. When LOW, Channel B is output first followed by Channel A. 6, 20 DGND P Digital Power Ground. 7 IMPULSE DI Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate. 8 SER/PAR DI Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port. 9, 10 D[0:1] DO Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance. 11, 12 D[2:3] or DI/O When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. DIVSCLK[0:1] When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is the serial master read after convert mode. These inputs, part of the serial port, are used to slow down the internal serial clock that clocks the data output. In the other serial modes, these inputs are not used. 13 D[4] DI/O When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. or EXT/INT When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock called, respectively, master and slave mode. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input. Rev. B | Page 8 of 12 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS OUTLINE DIMENSIONS ORDERING GUIDE