Datasheet ADE7116, ADE7166, ADE7169, ADE7566, ADE7569 (Analog Devices) - 3

link to page 101 link to page 101 link to page 104 link to page 104 link to page 105 link to page 105 link to page 106 link to page 107 link to page 107 link to page 109 link to page 109 link to page 110 link to page 110 link to page 114 link to page 115 link to page 116 link to page 116 link to page 118 link to page 119 link to page 121 link to page 121 link to page 122 link to page 122 link to page 125 link to page 125 link to page 125 link to page 126 link to page 127 link to page 127 link to page 130 link to page 131 link to page 133 link to page 134 link to page 134 link to page 137 link to page 138 link to page 139 link to page 140 link to page 140 link to page 140 link to page 140 link to page 141 link to page 142 link to page 143 link to page 143 link to page 144 link to page 147 link to page 147 link to page 147 link to page 148 link to page 149 link to page 149 link to page 100 link to page 100
Data Sheet ADE7116/ADE7166/ADE7169/ADE7566/ADE7569
Writing to the Watchdog Timer SFR (WDCON, RTC Interrupts .. 125  Address 0xC0) .. 100  RTC Calibration .. 126  Watchdog Timer Interrupt.. 100  UART Serial Interface ... 127  LCD Driver ... 101  UART SFRs .. 127  LCD Registers ... 101  UART Operation Modes .. 130  LCD Setup ... 104  UART Baud Rate Generation .. 131  LCD Timing and Waveforms ... 104  UART Additional Features .. 133  Blink Mode .. 105  Serial Peripheral Interface (SPI) .. 134  Display Element Control ... 105  SPI Registers .. 134  Voltage Generation .. 106  SPI Pins ... 137  LCD External Circuitry ... 107  SPI Master Operating Modes .. 138  LCD Function in PSM2 Mode ... 107  SPI Interrupt and Status Flags ... 139  Flash Memory ... 109  I2C-Compatible Interface ... 140  Flash Memory Overview ... 109  Serial Clock Generation ... 140  Flash Memory Organization ... 110  Slave Addresses .. 140  Using the Flash Memory ... 110  I2C Registers ... 140  Protecting the Flash Memory ... 114  Read and Write Operations ... 141  In Circuit Programming ... 115  I2C Receive and Transmit FIFOs ... 142  Timers .. 116  I/O Ports ... 143  Timer Registers ... 116  Parallel I/O ... 143  Timer 0 and Timer 1 .. 118  I/O Registers .. 144  Timer 2 .. 119  Port 0 ... 147  Phase-Locked Loop (PLL) .. 121  Port 1 ... 147  PLL Registers .. 121  Port 2 ... 147  Real-Time Clock (RTC) .. 122  Determining the Version of the Device ... 148  RTC SFRs .. 122  Outline Dimensions .. 149  Read and Write Operations .. 125  Ordering Guide ... 149  RTC Modes ... 125 
REVISION HISTORY 10/15—Rev. B to Rev. C 12/07—Rev. 0 to Rev. A
Deleted ADE7156 and 64-Lead LFCSP_VQ Package ... Universal Added ADE7166/ADE7169 .. Universal Changes to Figure 46 .. 53 Changes to Table 1 .. 1 Updated Outline Dimensions ..150 Changes to Ordering Guide ... 144 Changes to Ordering Guide ...151
11/07—Revision 0: Initial Version 11/08—Rev. A to Rev. B
Added ADE7116/ADE7156 .. Universal Changes to Table 1 .. 1 Added Figure 2 .. 5 Changes to Table 13 .. 16 Added Figure 10 and Table 14; Renumbered Sequentially .. 19 Added Exposed Pad Notation to Outline Dimensions ..148 Changes to Ordering Guide ...149 Rev. C | Page 3 of 152 Document Outline GENERAL FEATURES ENERGY MEASUREMENT FEATURES MICROPROCESSOR FEATURES REVISION HISTORY GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAMS SPECIFICATIONS ENERGY METERING ANALOG PERIPHERALS DIGITAL INTERFACE TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS PERFORMANCE CURVES FOR THE ADE7169 AND ADE7569 ONLY TERMINOLOGY SPECIAL FUNCTION REGISTER (SFR) MAPPING POWER MANAGEMENT POWER MANAGEMENT REGISTER DETAILS Writing to the Interrupt Pins Configuration SFR (INTPR, Address 0xFF) Clearing the Scratch Pad Registers (SCRATCH1, Address 0xFB to SCRATCH4, Address 0xFE) Writing to the Power Control SFR (POWCON, Address 0xC5) POWER SUPPLY ARCHITECTURE BATTERY SWITCHOVER VDD to VBAT Switching from VBAT to VDD POWER SUPPLY MANAGEMENT (PSM) INTERRUPT Battery Switchover and Power Supply Restored PSM Interrupt VDCIN ADC PSM Interrupt VBAT Monitor PSM Interrupt VDCIN Monitor PSM Interrupt SAG Monitor PSM Interrupt USING THE POWER SUPPLY FEATURES OPERATING MODES PSM0 (NORMAL MODE) PSM1 (BATTERY MODE) PSM2 (SLEEP MODE) 3.3 V PERIPHERALS AND WAKE-UP EVENTS TRANSITIONING BETWEEN OPERATING MODES Automatic Battery Switchover (PSM0 to PSM1) Entering Sleep Mode (PSM1 to PSM2) Servicing Wake-Up Events (PSM2 to PSM1) Automatic Switch to VDD (PSM2 to PSM0) USING THE POWER MANAGEMENT FEATURES ENERGY MEASUREMENT ACCESS TO ENERGY MEASUREMENT SFRs ACCESS TO INTERNAL ENERGY MEASUREMENT REGISTERS Writing to the Internal Energy Measurement Registers Reading the Internal Energy Measurement Registers ENERGY MEASUREMENT REGISTERS ENERGY MEASUREMENT INTERNAL REGISTER DETAILS INTERRUPT STATUS/ENABLE SFRs ANALOG INPUTS ANALOG-TO-DIGITAL CONVERSION Antialiasing Filter ADC Transfer Function Current Channel ADC Voltage Channel ADC Channel Sampling FAULT DETECTION Channel Selection Indication Fault Indication Fault with Active Input Greater Than Inactive Input Fault with Inactive Input Greater Than Active Input Calibration Concerns di/dt CURRENT SENSOR AND DIGITAL INTEGRATOR FOR THE ADE7169/ADE7569 POWER QUALITY MEASUREMENTS Zero-Crossing Detection Zero-Crossing Timeout Period or Frequency Measurements Line Voltage SAG Detection SAG Level Set Peak Detection Peak Level Set Peak Level Record PHASE COMPENSATION RMS CALCULATION Current Channel RMS Calculation Current Channel RMS Offset Compensation Voltage Channel RMS Calculation Voltage Channel RMS Offset Compensation ACTIVE POWER CALCULATION Active Power Gain Calibration Active Power Offset Calibration Active Power Sign Detection Active Power No Load Detection ACTIVE ENERGY CALCULATION Integration Time Under Steady Load: Active Energy Active Energy Accumulation Modes Watt Signed Accumulation Mode Watt Positive Only Accumulation Mode Watt Absolute Accumulation Mode Active Energy Pulse Output Line Cycle Active Energy Accumulation Mode REACTIVE POWER CALCULATION (ADE7169/ADE7569) Reactive Power Gain Calibration Reactive Power Offset Calibration Sign of Reactive Power Calculation Reactive Power Sign Detection Reactive Power No Load Detection REACTIVE ENERGY CALCULATION (ADE7169/ADE7569) Integration Time Under Steady Load: Reactive Energy Reactive Energy Accumulation Modes Var Signed Accumulation Mode Var Antitamper Accumulation Mode Var Absolute Accumulation Mode Reactive Energy Pulse Output Line Cycle Reactive Energy Accumulation Mode APPARENT POWER CALCULATION Apparent Power Offset Calibration APPARENT ENERGY CALCULATION Integration Time Under Steady Load: Apparent Energy Apparent Energy Pulse Output Line Apparent Energy Accumulation Apparent Power No Load Detection AMPERE HOUR ACCUMULATION ENERGY TO FREQUENCY CONVERSION Pulse Output Configuration Pulse Output Characteristic ENERGY REGISTER SCALING ENERGY MEASUREMENT INTERRUPTS TEMPERATURE, BATTERY, AND SUPPLY VOLTAGE MEASUREMENTS TEMPERATURE MEASUREMENT Single Temperature Measurement Background Temperature Measurements Temperature ADC in PSM0, PSM1, and PSM2 Temperature ADC Interrupt BATTERY MEASUREMENT Single Battery Measurement Background Battery Measurements Battery ADC in PSM0, PSM1, and PSM2 Modes Battery ADC Interrupt EXTERNAL VOLTAGE MEASUREMENT Single External Voltage Measurement Background External Voltage Measurements External Voltage ADC in PSM0, PSM1, and PSM2 Modes External Voltage ADC Interrupt 8052 MCU CORE ARCHITECTURE MCU REGISTERS BASIC 8052 REGISTERS Program Counter (PC) Instruction Register (IR) Register Banks Accumulator B Register Program Status Word (PSW) Data Pointer (DPTR) Stack Pointer (SP) STANDARD 8052 SFRs Timer SFRs Serial Port SFRs Interrupt SFRs I/O Port SFRs Power Control Register (PCON, Address 0x87) MEMORY OVERVIEW General-Purpose RAM Special Function Registers (SFRs) Extended Internal RAM (XRAM) Code Memory ADDRESSING MODES Immediate Addressing Direct Addressing Indirect Addressing Extended Direct Addressing Extended Indirect Addressing Code Indirect Addressing INSTRUCTION SET READ-MODIFY-WRITE INSTRUCTIONS INSTRUCTIONS THAT AFFECT FLAGS ADD A, Source ADDC A, Source SUBB A, Source MUL AB DIV AB DA A RRC A RLC A CJNE Destination, Source, Relative Jump DUAL DATA POINTERS INTERRUPT SYSTEM STANDARD 8052 INTERRUPT ARCHITECTURE INTERRUPT ARCHITECTURE INTERRUPT REGISTERS INTERRUPT PRIORITY INTERRUPT FLAGS INTERRUPT VECTORS INTERRUPT LATENCY CONTEXT SAVING WATCHDOG TIMER Writing to the Watchdog Timer SFR (WDCON, Address 0xC0) Watchdog Timer Interrupt LCD DRIVER LCD REGISTERS LCD SETUP LCD TIMING AND WAVEFORMS BLINK MODE Software Controlled Blink Mode Automatic Blink Mode DISPLAY ELEMENT CONTROL Writing to LCD Data Registers Reading LCD Data Registers VOLTAGE GENERATION Lifetime Performance Power Consumption Contrast Control Lifetime Performance LCD EXTERNAL CIRCUITRY Charge Pump External Resistor Ladder LCD FUNCTION IN PSM2 MODE Example LCD Setup FLASH MEMORY FLASH MEMORY OVERVIEW Flash/EE Memory Reliability FLASH MEMORY ORGANIZATION USING THE FLASH MEMORY ECON—Flash Control SFR Flash Functions Write Byte Erase Page Erase All Read Byte Erase Page and Write Byte PROTECTING THE FLASH MEMORY Enabling Flash Protection by Code Enabling Flash Protection by Emulator Commands Notes on Flash Protection Flash Memory Timing IN CIRCUIT PROGRAMMING Serial Downloading TIMERS TIMER REGISTERS TIMER 0 AND TIMER 1 Timer 0 High/Low and Timer 1 High/Low Data SFRs Timer/Counter 0 and Timer/Counter 1 Operating Modes Mode 0 (13-Bit Timer/Counter) Mode 1 (16-Bit Timer/Counter) Mode 2 (8-Bit Timer/Counter with Autoreload) Mode 3 (Two 8-Bit Timer/Counters) TIMER 2 Timer/Counter 2 Data Registers Timer/Counter 2 Operating Modes 16-Bit Autoreload Mode 16-Bit Capture Mode PHASE-LOCKED LOOP (PLL) PLL REGISTERS REAL-TIME CLOCK (RTC) RTC SFRS Protecting the RTC from Runaway Code READ AND WRITE OPERATIONS Writing to the RTC Registers Reading the RTC Counter SFRs RTC MODES RTC INTERRUPTS Interval Timer Alarm RTC CALIBRATION Calibrating the RTC Calibration Flow UART SERIAL INTERFACE UART SFRS UART OPERATION MODES Mode 0 (Shift Register with Baud Rate Fixed at fCORE/12) Mode 1 (8-Bit UART, Variable Baud Rate) Mode 2 (9-Bit UART with Baud Fixed at fCORE/64 or fCORE/32) Mode 3 (9-Bit UART with Variable Baud Rate) UART BAUD RATE GENERATION Mode 0 Baud Rate Generation Mode 2 Baud Rate Generation Mode 1 and Mode 3 Baud Rate Generation Timer 1 Generated Baud Rates Timer 2 Generated Baud Rates UART Timer Generated Baud Rates UART ADDITIONAL FEATURES Enhanced Error Checking UART TxD Signal Modulation SERIAL PERIPHERAL INTERFACE (SPI) SPI REGISTERS SPI PINS MISO (Master In, Slave Out Data I/O Pin) MOSI (Master Out, Slave In Pin) SCLK (Serial Clock I/O Pin) /SS (Slave Select Pin) SPI MASTER OPERATING MODES Procedures for Using SPI as a Master Single Byte Write Mode, SPICONT (SPIMOD2[7]) = 0 Continuous Mode, SPICONT (SPIMOD2[7]) = 1 SPI INTERRUPT AND STATUS FLAGS I2C-COMPATIBLE INTERFACE SERIAL CLOCK GENERATION SLAVE ADDRESSES I2C REGISTERS READ AND WRITE OPERATIONS Reading the SPI/I2C Receive Buffer SFR (SPI2CRx, Address 0x9B) I2C RECEIVE AND TRANSMIT FIFOS I/O PORTS PARALLEL I/O Weak Internal Pull-Ups Enabled Open Drain (Weak Internal Pull-Ups Disabled) 38 kHz Modulation I/O REGISTERS PORT 0 PORT 1 PORT 2 DETERMINING THE VERSION OF THE DEVICE OUTLINE DIMENSIONS ORDERING GUIDE