Datasheet Texas Instruments DS92LV16TVHGX/NOPB — Даташит
| Производитель | Texas Instruments |
| Серия | DS92LV16 |
| Модель | DS92LV16TVHGX/NOPB |
Сериализатор/десериализатор 16-битной шины LVDS — 25–80 МГц 80-LQFP — от 40 до 85
Datasheets
DS92LV16 16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz datasheet
PDF, 1.3 Мб, Версия: H, Файл опубликован: 16 апр 2013
Выписка из документа
Цены
 Купить DS92LV16TVHGX/NOPB на РадиоЛоцман.Цены — от 95 до 2 480 ₽29 предложений от 14 поставщиков Интегральные микросхемы Интерфейс - Сериализаторы и Десериализаторы | |||
| DS92LV16TVHGX/NOPB National Semiconductor | 95 ₽ | ||
| DS92LV16TVHGX/NOPB National Semiconductor | 101 ₽ | ||
| DS92LV16TVHGX/NOPB Texas Instruments | 1 251 ₽ | ||
| DS92LV16TVHGX/NOPB Texas Instruments | по запросу | ||
Статус
| Статус продукта | В производстве (Рекомендуется для новых разработок) |
| Доступность образцов у производителя | Нет |
Корпус / Упаковка / Маркировка
| Pin | 80 | 80 |
| Package Type | PN | PN |
| Industry STD Term | LQFP | LQFP |
| JEDEC Code | S-PQFP-G | S-PQFP-G |
| Package QTY | 1000 | 1000 |
| Carrier | LARGE T&R | LARGE T&R |
| Маркировка | DS92LV16TVHG | >B |
| Width (мм) | 12 | 12 |
| Length (мм) | 12 | 12 |
| Thickness (мм) | 1.4 | 1.4 |
| Pitch (мм) | .5 | .5 |
| Max Height (мм) | 1.6 | 1.6 |
| Mechanical Data | Скачать | Скачать |
Параметры
| ESD | 2.5 kV |
| Function | SerDes |
| Input Compatibility | LVTTL,LVDS,BLVDS |
| Рабочий диапазон температур | от -40 до 85 C |
| Output Compatibility | LVDS,BLVDS,LVTTL |
| Package Group | LQFP |
| Package Size: mm2:W x L | 80LQFP: 196 mm2: 14 x 14(LQFP) PKG |
| Protocols | Channel-Link I |
| Rating | Catalog |
| Supply Voltage(s) | 3.3 В |
Экологический статус
| RoHS | Совместим |
Application Notes
- How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask (Rev. A)PDF, 2.0 Мб, Версия: A, Файл опубликован: 26 апр 2013
The following application report contains information that will help you validate signal quality on a BLVDS SER/DES link. How to capture an eye pattern, how to generate an eye mask, and how to validate signal quality are all explained in detail in this document. - DS92LV16 Power Up Reset (Rev. B)PDF, 26 Кб, Версия: B, Файл опубликован: 26 апр 2013
DS92LV16 date code VS39AD and later (middle two date code numbers will be ≥ 39) have a minor metallayer change to the chip’s power up reset and pull up circuitry to ensure robust start up with very slowsupply ramp rates. This change is very minor. It does not affect device functionality, performance, orreliability and requires no re-qualification.All parts sampled or purchased directly fro - External Serial Interface Reduces Simultaneous Switching Output Noise in FPGAs (Rev. A)PDF, 8.3 Мб, Версия: A, Файл опубликован: 26 апр 2013
This application report highlights how using external SerDes in conjunction with minimum current driveFPGA I/O can reduce FPGA’s internal noise and reap the benefits of a serial interface across the system.This may allow designers to use low end FPGAs with external SerDes to reduce cost and still have highanalog performance. - DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E)PDF, 170 Кб, Версия: E, Файл опубликован: 29 апр 2013
Reduction in system size, increase in system performance and savings in system cost are valuablebenefits that SER/DES devices (Serializers and Deserializers) bring to many system designers. Thesebenefits are the reason why SER/DES are integral pieces of many of today’s high-speed systems.One of the design constraints for these systems is the maximum transmission distance between a serializer
Модельный ряд
Серия: DS92LV16 (3)
- DS92LV16TVHG DS92LV16TVHG/NOPB DS92LV16TVHGX/NOPB
Классификация производителя
- Semiconductors > Interface > LVDS/M-LVDS/PECL > SerDes/Channel-Link
