Datasheet Texas Instruments TLV2548IDWG4 — Даташит
| Производитель | Texas Instruments |
| Серия | TLV2548 |
| Модель | TLV2548IDWG4 |
12-разрядный АЦП, 200 тыс.
Datasheets
2.7-V to 5.5-V 12-Bit 200 KSPS 4-/8-Channel Low-Power Serial Converters datasheet
PDF, 1.7 Мб, Версия: E, Файл опубликован: 3 июн 2003
Выписка из документа
Цены
 Купить TLV2548IDWG4 на РадиоЛоцман.Цены — от 606 до 1 520 ₽12 предложений от 8 поставщиков 12Bit 200KSPS ADC Ser. Out, Auto Pwrdn (S/W and H/W), Low Power W/8 x FIFO W/8CH. 20-SOIC -40℃ to 85℃ | |||
| TLV2548IDWG4 Texas Instruments | 606 ₽ | ||
| TLV2548IDWG4 Texas Instruments | 1 430 ₽ | ||
| TLV2548IDWG4 Texas Instruments | от 1 438 ₽ | ||
| TLV2548IDWG4 | по запросу | ||
Подробное описание
импульсов в секунду, сер. Выход, автоматическое подключение (S/W и H/W), низкое энергопотребление с 8 x FIFO с 8 каналами. 20-СОИК от -40 до 85
Статус
| Статус продукта | В производстве (Рекомендуется для новых разработок) |
| Доступность образцов у производителя | Да |
Корпус / Упаковка / Маркировка
| Pin | 20 |
| Package Type | DW |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 25 |
| Carrier | TUBE |
| Маркировка | 2548I |
| Width (мм) | 7.5 |
| Length (мм) | 12.8 |
| Thickness (мм) | 2.35 |
| Pitch (мм) | 1.27 |
| Max Height (мм) | 2.65 |
| Mechanical Data | Скачать |
Параметры
| # Input Channels | 8 |
| Analog Voltage AVDD(Max) | 5.5 В |
| Analog Voltage AVDD(Min) | 2.7 В |
| Архитектура | SAR |
| Digital Supply(Max) | 5.5 В |
| Digital Supply(Min) | 2.7 В |
| INL(Max) | 1 +/-LSB |
| Input Range(Max) | 5.5 В |
| Тип входа | Single-Ended |
| Integrated Features | Oscillator |
| Interface | SPI |
| Multi-Channel Configuration | Multiplexed |
| Рабочий диапазон температур | от -40 до 85,0 до 70 C |
| Package Group | SOIC |
| Package Size: mm2:W x L | 20SOIC: 132 mm2: 10.3 x 12.8(SOIC) PKG |
| Power Consumption(Typ) | 3.3 mW |
| Rating | Catalog |
| Reference Mode | Ext,Int |
| Разрешение | 12 Bits |
| SINAD | 70 дБ |
| SNR | 70 дБ |
| Sample Rate (max) | 200kSPS SPS |
| Sample Rate(Max) | 0.2 MSPS |
| THD(Typ) | -82 дБ |
Экологический статус
| RoHS | Совместим |
Application Notes
- Using the TMS320C5402 DMA Channels to Read From the TLV2548PDF, 142 Кб, Файл опубликован: 16 май 2000
This application report presents a hardware and software solution for using the DMA channels of the 16-bit, fixed-point TMS320C5402 DSP to collect digital samples form the TLV2548 12-bit, 200-KSPS, 4/8-channel, low-power serial analog-to-digital converter. - Interfacing the TLV2544/TLV2548 ADC to the TMS320C5402 DSP (Rev. A)PDF, 154 Кб, Версия: A, Файл опубликован: 26 окт 2000
This application report presents a hardware and software solution for interfacing the TLV2544/TLV2548 12-bit, 200-ksps, 4-/8-channel, low-power, serial analog-to-digital converters to the 16-bit, fixed-point TMS320C5402 DSK. - Interfacing the TLV2544/TLV2548 ADC to the TMS320C31 DSPPDF, 579 Кб, Файл опубликован: 6 окт 2000
This application report presents a hardware and software solution for interfacing the TLV2544/TLV2548 12-bit, 200Ksps, 4/8-channel, low-power, serial, successive approximation register (SAR) analog-to-digital converters (ADC) to the 32-bit floating point TMS320CX digital signal processor (DSP) through the use of the TMS320C31 DSP starter kit (DSK).A digital-to-analog converter (DAC) interface - Evaluating the TLV2462 and TLV2772 as Drive Amps for the TLV2544/TLV2548 ADCPDF, 63 Кб, Файл опубликован: 26 июн 2000
This report presents a method for comparing the ac performance of the TLV2462 and TLV2772 operational amplifiers to the ac performance of the TLV2544/TLV2548 analog-to-digital converter. - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Кб, Версия: A, Файл опубликован: 10 ноя 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Кб, Файл опубликован: 17 мар 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Модельный ряд
Серия: TLV2548 (15)
Классификация производителя
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > Precision ADCs (<=10MSPS)
